Научная электронная библиотека ULRICH'S Periodicals Directory

Сибирский государственный университет
науки и технологий имени академика М.Ф. Решетнева

Сибирский аэрокосмический журнал
ISSN 2712-8970 (Print) ISSN 2782-5760 (on-line)

Сведения об образовательной организации

UDK 621.396.62
HARDWARE IMPLEMENTATION OF THE UNIT OF THE GNSS CONSUMER
A. V. Sokolovskiy1, E. A. Veisov1, V. N. Ratushniak1, D. N. Rizhkov2, S. V. Vysotsky2
1Siberian Federal University 79, Svobodny Av., Krasnoyarsk, 660041, Russian Federation 2JSC “Academician M. F. Reshetnev” Information Satellite Systems” 52, Lenin Str., Zheleznogorsk, Krasnoyarsk region, 662972, Russian Federation
Navigational equipment is currently used to solve a variety of tasks, such as providing civil and special aviation, navigating, surveying and mapping, Internet devices and unmanned vehicles perfomance. The level of technological development of digital signal processing devices at first glance removes the need for deep study of computational algorithms, but this is only at first glance. As a result of expanding the scope of navigation tools, there is a need to increase the working channels, increase the dynamic range of the processed signals, and also improve the reconfiguration capabilities of signal processing devices. Any synthesized computational algorithm that can be described in hardware description languages, such as VHDL and Verilog, consists of summation operations and a shift operation of the register. There are several basic architectures of adders, each of which has the advantage of either speed of operation or simplicity of implementation. The development of computational architectures working at frequencies of 100 - 200 MHz requires pipeline calculations. Despite the fact that the pipeline architecture has large overheads for equalizing the delays of the computational blocks, its use is justified when processing and converting signals while solving the navigation task. The architecture of hardware computational blocks for constructing navigation equipment for the GLONASS / GPS consumer is considered in the article. The possible ways of increasing the efficiency of some architectures when implementing them on the basis of programmable gate arrays (FPGA) are given.
pipeline, CORDIC, hardware adder, hardware multiplier.
References

1. Sviridenko V. A. Programmnye navigatsionnye priemniki: pervyy vykhod na potrebitel’skiy rynok. [Software navigation receivers: first access to the consumer market]. MKA: VKC, 2010, No. 4, P. 61–64.

2. Grushvitskiy R. I., Mursaev A. X., Ugryumov E. P. Proektirovanie sistem na mikroskhemakh programmiruemoy logiki. [Designing systems on programmable logic chips]. SPb., BKhV-Peterburg Publ., 2002. 608 p.

3. Prospekt firmy Falcom GmbH, 2015. Available at: http://www.falcom.de/products.

4. Prospekt firmy NTLab, 2015. Available at: http://www.ntlab.com.

5. Dr. Danny Rittman. Strukturirovannaya konstruktsiya PLIS: novye napravleniya proektirovaniya PLIS i SnK. [Structured ASIC design: a new design paradigm beyond ASIC, FPGA and SoC]. 2004.

6. Zhan M. Rabai, Ananta Chandrakasan, Borivozh Nikolich, Tsifrovye integral’nye skhemy. Metodologiya proektirovaniya. [Digital integrated circuits. Design methodology]. Moscow, 2007.

7. Mishin G. [Universal programmable analog integrated circuits: selection of elementary functional units]. ELEKTRONIKA: Nauka, Tekhnologiya, Biznes. 2004, No. 4. P. 26–30 (In Russ.).

8. Babakov V. N. [Navigation equipment today and tomorrow]. Vestnik GLONASS, 2011, No. 6, P. 33–35 (In Russ.).

9. Rutkevich A. V., Shishkin G. V., Steshenko V. B. [Experience in the development of SF-blocks and processor cores, ASIC type SoC for navigation equipment]. Problemy razrabotki perspektivnykh mikro- i nanoelektronnykh sistem (MES). 2010, No. 1, P. 237–240 (In Russ.).

10. Behrooz Parhami. Komp’yuternaya arifmetika: algoritmy i konstruktsii oborudovaniya. [Computer arithmetic: algorithms and hardware designs]. 2000, 490 p.

11. Koren Israel. Algoritmy komp’yuternoy arifmetiki. [Computer arithmetic algorithms]. 2002, 281 p.

12. Rukovodstvo po metodologii razrabotki vstroennogo dizayna UlatraFast. [Xilinx UG1046. UlatraFast embedded Design Methodology Guide]. 2015, 231 p.

13. Perov A. I., Harisov V. N. GLONASS printsipy postroeniya i funktsionirovaniya. [GLONASS principles of construction and operation]. Moscow, Radiotekhnika Publ., 2010, 800 p.

14. D. Daineko. Razrabotka algoritma CORDIC na osnove SBIS. [FPGA based CORDIC algorithm design]. Components & Technologies. 2011, Vol. 12, P. 36–46 (In Russ.).

15. 1076 IEEE Standart VHDL Spravochnoe rukovodstvo. [1076 IEEE Standard VHDL Langeage Reference Manual]. 2002, 300 p.


Sokolovsky Aleksey Vladimirovich – postgraduate student, Siberian Federal University. E-mail: sokolovskii_a@mail.ru.

Veisov Evgeniy Alekseevich – Cand. Sc., Docent, Siberian Federal University. E-mail: eveisov@sfu-kras.ru.

Ratushniak Vasiliy Nikolaevich – Cand. Sc., Docent, Siberian Federal University. E-mail: oborona-81@ya.ru.

Rizhkov Dmitriy Nikolaevich – chief designer, JSC “Academician M. F. Reshetnev “Information Satellite Systems”. E-mail: dmitriynr@yandex.ru.

Vysotsky Semen Viktorovich – senior manager of JSC “Academician M. F. Reshetnev “Information Satellite Systems”.


  HARDWARE IMPLEMENTATION OF THE UNIT OF THE GNSS CONSUMER