Научная электронная библиотека ULRICH'S Periodicals Directory

Сибирский государственный университет
науки и технологий имени академика М.Ф. Решетнева

Сибирский аэрокосмический журнал
ISSN 2712-8970 (Print) ISSN 2782-5760 (on-line)

Сведения об образовательной организации

UDK 004.318
THE SYSTEM OF SOFTWARE-DRIVEN VERIFICATION OF NETWORK IP-CORES IN A REFERENCE SYSTEM-ON-CHIP
A. V. Shahmatov, E. S. Lepeshkina*, V. Kh. Khanov
Reshetnev Siberian State University of Science and Technologies 31, Krasnoyarsky Rabochy Av., Krasnoyarsk, 660037, Russian Federation
The article presents the application of network Intellectual Property cores (IP cores) software-driven verification method for network infrastructure devices in the system-on-chip microprocessor (SoC) used as verification environment. The SoC used for verification is a reference system since it consists of previously fully verified and approved IP cores which interact in this system correctly and accurately. Software of a reference system generates test inputs and processes responses to them which are received from a verified device. Conclusions of executed or unexecuted tests are generated on the basis of the expected results. A set of expected results of input action is a reference model of a verified IP core. General architecture of a verification system of a network device IP core has a form of a classic test loop. The variants of verification architecture given depend on the type of a verified network device: an individual network codec, a network protocol controller or a network switch. The presented architectures show the simplicity of software-driven verification. The test environment naturally results from the reference SoC model and test software developed in such high-level programming language as C/C++. When the software-driven verification of an IP core takes place in reference SoC environment, the test software consists of two types of tests: directed tests and restricted-random tests. Successive use of both the given types of tests and typical scenarios of network devices interaction which include request-reply packages transmission between network nodes provides high coverage of a verified IP core with test situations. To check fault tolerance function it is supposed to use the scenarios of network devices interaction in conditions of possible faults made by predetermined introducing of errors into packages transmitted over the network connections. Program tests which are developed and proved during the IP core model verification are completely ready to be used in hardware SoC prototype including the given IP core in the programmable logic device. The presented approach to functional verification was used for IP cores testing in SpaceWire network infrastructure: a fault tolerance codec, a RMAP protocol controller and a routing switch.
Keywords: Intellectual Property cores, functional verification, software-driven verification, reference SoC, verification architecture of intellectual property cores.
References

1. Meyer А. Principles of Functional Verification. Newnes, 2003, 217 p.

2. Bergeron J. Writing Testbenches: Functional Verification of HDL Models. Kluwer Academic Publishers, 2000. 354 p.

3. Lam W. K. Hardware Design Verification: Simulation and Formal Method-Based Approaches. Prentice Hall, 2005, 624 p.

4. Mentor Graphics UVM/OVM Documentation (verification methodology cookbook). Mentor Graphics Corporation, 2011, 166 p.

5. Universal Verification Methodology (UVM) 1.1 Class Reference. Available at:www.accellera.org/community/uvm (accessed: 13.01.2017).

6. Kamkin A., Kotsynyak A. Sredstva funktsional’noy verifikatsii mikroprotsessorov [Trudy Instituta sistemnogo programmirovaniya RAN]. 2014, Vol. 26, iss. 1, P. 149-200 (In Russ.).

7. Processor-DrivenVerification, Cadence. Available at: www.cadence.com/content/cadence-www/global/en_US/ home/tools/system-design-and-verification/software-drivenverification. html (accessed: 10.02.2017).

8. Processor-Driven Verification, Mentor Graphics. Available at: www.mentor.com/products/fv/verificationhorizons/ processor-driven-verification (accessed: 10.02.2017).

9. Gribkov I., Zakharov A., Kol’tsov P. Razvitie sistemy stokhasticheskogo testirovaniya mikroprotsessorov INTEG [Programmnye produkty i sistemy]. 2010, No. 2, P. 14-23 (In Russ.).

10. Shakhmatov A. Sistema na kristalle v kachestve testovogo okruzheniya dlya verifikatsii slozhnofunktsional’nykh blokov. [V mat. XX Mezhdunar. nauchn. konf. Reshetnevskie chteniya]. Krasnoyarsk, 2016, Part 1, P. 357–358. (In Russ.).

11. ECSSE-ST-50-12C SpaceWire – Links, nodes, routers and networks [European Cooperation for Space Standardization (ECSS)]. 2008, 129 p.

12. LEON3 Processor. Available at: www.gaisler. com/index.php/ products/processors/leon3 (accessed: 10.02.2017).

13. J. Rantwijk, SpaceWire Light v20110709. Available at: www.opencores.org/project, spacewire_light (accessed: 10.02.2017).

14. ECSSE-ST-50-52C SpaceWire – Remote memory access protocol [European Cooperation for Space Standardization (ECSS)]. 2010, 109 р.

15. Shakhmatov A., Khanov V., Chekmarev S. A functional verification system of IP-blocks in network protocols [12TH International Conference On Actual Problems Of Electronic Instrument Engineering Proceedings (APEIE-2014)]. Novosibirsk, NSTU, 2014, Vol. 1, P. 247–251.


Shahmatov Aleksandr Vladimirovich – engineer, Department of Information technology security, Reshetnev

Siberian State University of Science and Technology. E-mail: sanecsan@rambler. ru.

Lepeshkina Ekaterina Sergeevna – engineer, Department of information technology security, Reshetnev Siberian

State University of Science and Technology. E-mail: klepka1111.93@mail.ru.

Khanov Vladislav Khanifovich – Cand. Sc., Docent, Docent of Department of Information technology security,

Reshetnev Siberian State University of Science and Technology. E-mail: hanov@sibsau.ru.